Ir para o conteúdo

A Parallel Algorithm Synthesis Procedure for High-Performance Computer
Foto de Stock: A capa pode ser diferente.

A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures Capa dura - 2003

por Ian N. Dunn; Gerard G. Meyer

Informações do editor

Despite five decades of research, parallel computing remains an exotic, frontier technology on the fringes of mainstream computing. Its much-heralded triumph over sequential computing has yet to materialize. This is in spite of the fact that the processing needs of many signal processing applications continue to eclipse the capabilities of sequential computing. The culprit is largely the software development environment. Fundamental shortcomings in the development environment of many parallel computer architectures thwart the adoption of parallel computing. Foremost, parallel computing has no unifying model to accurately predict the execution time of algorithms on parallel architectures. Cost and scarce programming resources prohibit deploying multiple algorithms and partitioning strategies in an attempt to find the fastest solution. As a consequence, algorithm design is largely an intuitive art form dominated by practitioners who specialize in a particular computer architecture. This, coupled with the fact that parallel computer architectures rarely last more than a couple of years, makes for a complex and challenging design environment.

To navigate this environment, algorithm designers need a road map, a detailed procedure they can use to efficiently develop high performance, portable parallel algorithms. The focus of this book is to draw such a road map. The Parallel Algorithm Synthesis Procedure can be used to design reusable building blocks of adaptable, scalable software modules from which high performance signal processing applications can be constructed. The hallmark of the procedure is a semi-systematic process for introducing parameters to control the partitioning and scheduling of computation and communication. This facilitates the tailoring of software modules to exploit different configurations of multiple processors, multiple floating-point units, and hierarchical memories. To showcase the efficacy of this procedure, the book presents threecase studies requiring various degrees of optimization for parallel execution.

Primeira linha

Parallel computing is the only viable, cost-effective approach to meeting the timing constraints of many high performance signal processing applications.

Detalhes

  • Título A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures
  • Autor Ian N. Dunn; Gerard G. Meyer
  • Encadernação Capa dura
  • Edição First Edition
  • Páginas 108
  • Volumes 1
  • Idioma ENG
  • Editorial Springer, New York Boston Dordrecht
  • Data de publicação 2003-04-30
  • Ilustrado Sim
  • Features Bibliography, Illustrated, Index
  • ISBN 9780306477430 / 0306477432
  • Peso 0.72 libras (0.33 kg)
  • Dimensão 6.22 x 7.54 x 0.51 in. (15.80 x 19.15 x 1.30 cm)
  • Library of Congress subjects Computer architecture, Electronic data processing - Distributed
  • Número da Biblioteca do Congresso dos Estados Unidos 2003044716
  • Dewey Decimal Code 005.275

Mais exemplares à venda

A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures  [Series in...
Foto de Stock: A capa pode ser diferente.

A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures [Series in Computer Science]

por Dunn, Ian N.; Meyer, Gerard G. L.

  • Usado
  • Muito Bom
  • Capa dura
Condição
Usado - Muito Bom
Encadernação
Hardcover
ISBN 10 / ISBN 13
9780306477430 / 0306477432
Quantidade Disponível
1
Livreiro
Upperco, Maryland, United States
Avaliação do vendedor:
Este vendedor ganhou uma avaliação de 4 de 5 estrelas de Biblio clientes.
Preço do item
€ 13,21
€ 4,71 frete para USA

Mostrar detalhes

Descrição:
Kluwer Academic / Plenum Publishers, New York, 2003. Hardcover. Very Good. 8vo, hardcover, no dj, as issued. Vg+ condition. Single non-circulating library stamp on copyright pg (only marking); Contents bright, crisp & clean, clearly unread; covers glossy. xi, 108 p., illus.
Preço do item
€ 13,21
€ 4,71 frete para USA
A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures (Series in...
Foto de Stock: A capa pode ser diferente.

A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures (Series in Computer Science)

por Dunn, Ian N.

  • Usado
  • Bom
  • Capa dura
Condição
Usado - Bom
Encadernação
Hardcover
ISBN 10 / ISBN 13
9780306477430 / 0306477432
Quantidade Disponível
1
Livreiro
Newport Coast, California, United States
Avaliação do vendedor:
Este vendedor ganhou uma avaliação de 5 de 5 estrelas de Biblio clientes.
Preço do item
€ 58,40
Frete grátis para USA

Mostrar detalhes

Descrição:
hardcover. Good. Access codes and supplements are not guaranteed with used items. May be an ex-library book.
Preço do item
€ 58,40
Frete grátis para USA
A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architecture
Foto de Stock: A capa pode ser diferente.

A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architecture

por Ian N. Dunn

  • Novo
  • Capa dura
Condição
Novo
Encadernação
Hardcover
ISBN 10 / ISBN 13
9780306477430 / 0306477432
Quantidade Disponível
485
Livreiro
Uxbridge, Greater London, United Kingdom
Avaliação do vendedor:
Este vendedor ganhou uma avaliação de 5 de 5 estrelas de Biblio clientes.
Preço do item
€ 112,30
€ 9,55 frete para USA

Mostrar detalhes

Descrição:
Hard Cover. New. New Book; Fast Shipping from UK; Not signed; Not First Edition; The A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architecture.
Preço do item
€ 112,30
€ 9,55 frete para USA