Ir para o conteúdo

RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability

RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability

RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and
Foto de Stock: A capa pode ser diferente.

RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability

por Chu, Pong P

  • Usado
  • Bom
  • first
Condição
Bom
ISBN 10
0471720925
ISBN 13
9780471720928
Livreiro
Avaliação do vendedor:
Este vendedor ganhou uma 4 de 5 estrelas de clientes da Biblio.
Philadelphia, Pennsylvania, United States
Preço do item
€ 49,10
FREE Envio para USA Entrega Padrão: 7 para 14 dias
Opções de envio

Formas de pagamento

  • Visa
  • Mastercard
  • American Express
  • Discover
  • PayPal

Sobre este item

Wiley-IEEE Press. 1. Good. Good. Ship within 24hrs. Satisfaction 100% guaranteed. APO/FPO addresses supported

Sinopse

The skills and guidance needed to master RTL hardware design This book teaches readers how to systematically design efficient, portable, and scalable Register Transfer Level (RTL) digital circuits using the VHDL hardware description language and synthesis software. Focusing on the module-level design, which is composed of functional units, routing circuit, and storage, the book illustrates the relationship between the VHDL constructs and the underlying hardware components, and shows how to develop codes that faithfully reflect the module-level design and can be synthesized into efficient gate-level implementation. Several unique features distinguish the book: Coding style that shows a clear relationship between VHDL constructs and hardware components Conceptual diagrams that illustrate the realization of VHDL codes Emphasis on the code reuse Practical examples that demonstrate and reinforce design concepts, procedures, and techniques Two chapters on realizing sequential algorithms in hardware Two chapters on scalable and parameterized designs and coding One chapter covering the synchronization and interface between multiple clock domains Although the focus of the book is RTL synthesis, it also examines the synthesis task from the perspective of the overall development process. Readers learn good design practices and guidelines to ensure that an RTL design can accommodate future simulation, verification, and testing needs, and can be easily incorporated into a larger system or reused. Discussion is independent of technology and can be applied to both ASIC and FPGA devices. With a balanced presentation of fundamentals and practical examples, this is an excellent textbook for upper-level undergraduate or graduate courses in advanced digital logic. Engineers who need to make effective use of today's synthesis software and FPGA devices should also refer to this book.

Avaliações

(Entrar ou Criar uma conta primeiro!)

Você está avaliando o livro como uma obra não o vendedor ou a cópia específica que você comprou!

Detalhes

Livreiro
BooksRun US (US)
Nº do estoque do livreiro
0471720925-11-1
Título
RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability
Autor
Chu, Pong P
Estado do livro
Usado - Bom
Quantidade Disponível
1
Edição
1
Encadernação
Capa dura
ISBN 10
0471720925
ISBN 13
9780471720928
Editorial
Wiley-IEEE Press
Local de publicação
Usa
Esta edição foi publicada pela primeira vez
April 14, 2006

Termos da venda

BooksRun

30 days return guarantee. 10% restocking fee applies to discretionary returns

Sobre o Vendedor

BooksRun

Avaliação do vendedor:
Este vendedor ganhou uma avaliação de 4 de 5 estrelas de Biblio clientes.
Membro de Biblio desde 2016
Philadelphia, Pennsylvania

Sobre BooksRun

BooksRun.com - best place to buy, sell or rent cheap textbooks
tracking-